

Revised Edition

ADVANCED COMPUTER ARCHITECTURE

(A Practical Approach)

• Parallel Algorithms • Parallel Programming • Super Computers



Er. RAJIV CHOPRA

S. CHAND

ADVANCED COMPUTER ARCHITECTURE

(A Practical Approach)

• **Parallel Algorithms** • **Parallel Programming** • **Super Computers**

For :

- B. Tech. (CSE)–7th sem., GGSIPU.
- M. Tech (CSE)–1st sem., GGSIPU.
- B. Tech (CSE)–7th & 8th sem., UPTU.
- B. Tech (CSE)–5th sem., Pune Univ.
- MCA (SE)–5th sem., GGSIPU.
- B. Tech (IT)–7th & 8th sem., UPTU.
- M. Tech (CSE)–1st sem., P.T.U.
- B.E. (CSE)–7th sem., KUD.

Er. RAJIV CHOPRA

B.E. (CSE), M.I.T. & M. Tech. (IT)
(USIT, GGSIPU, CSE/IT – Delhi)

Asst. Professor

GTBIT, Delhi

CCEH–(Crezone Certified Ethical Hacker)



S. CHAND & COMPANY PVT. LTD.

(AN ISO 9001 : 2008 COMPANY)

RAM NAGAR, NEW DELHI-110 055



S.CHAND & COMPANY PVT. LTD.

(An ISO 9001 : 2008 Company)

Head Office: 7361, RAM NAGAR, NEW DELHI - 110 055

Phone: 23672080-81-82, 9899107446, 9911310888

Fax: 91-11-23677446

Shop at: schandgroup.com; e-mail: info@schandgroup.com

| | |
|----------------------|--|
| Branches : | |
| Ahmedabad | : 1st Floor, Heritage, Near Gujarat Vidhyapeeth, Ashram Road, Ahmedabad - 380 014, Ph: 27541965, 27542369, ahmedabad@schandgroup.com |
| Bengaluru | : No. 6, Ahuja Chambers, 1st Cross, Kumara Krupa Road, Bengaluru - 560 001, Ph: 22268048, 22354008, bangalore@schandgroup.com |
| Bhopal | : Bajaj Tower, Plot No. 2&3, Lala Lajpat Rai Colony, Raisen Road, Bhopal - 462 011, Ph: 4274723, 4209587, bhopal@schandgroup.com |
| Chandigarh | : S.C.O. 2419-20, First Floor, Sector - 22-C (Near Aroma Hotel), Chandigarh -160 022, Ph: 2725443, 2725446, chandigarh@schandgroup.com |
| Chennai | : No.1, Whites Road, Opposite Express Avenue, Royapettah, Chennai - 600014 Ph: 28410027, 28410058, chennai@schandgroup.com |
| Coimbatore | : 1790, Trichy Road, LGB Colony, Ramanathapuram, Coimbatore -6410045, Ph: 2323620, 4217136 coimbatore@schandgroup.com (Marketing Office) |
| Cuttack | : 1st Floor, Bhartia Tower, Badambadi, Cuttack - 753 009, Ph: 2332580; 2332581, cuttack@schandgroup.com |
| Dehradun | : 1st Floor, 20, New Road, Near Dwarka Store, Dehradun - 248 001, Ph: 2711101, 2710861, dehradun@schandgroup.com |
| Guwahati | : Dilip Commercial (1st floor), M.N. Road, Pan Bazar, Guwahati - 781 001, Ph: 2738811, 2735640 guwahati@schandgroup.com |
| Hyderabad | : Padma Plaza, H.No. 3-4-630, Opp. Ratna College, Narayanaguda, Hyderabad - 500 029, Ph: 27550194, 27550195, hyderabad@schandgroup.com |
| Jaipur | : 1st Floor, Nand Plaza, Hawa Sadak, Ajmer Road, Jaipur - 302 006, Ph: 2219175, 2219176, jaipur@schandgroup.com |
| Jalandhar | : Mai Hiran Gate, Jalandhar - 144 008, Ph: 2401630, 5000630, jalandhar@schandgroup.com |
| Kochi | : Kachapilly Square, Mullassery Canal Road, Ernakulam, Kochi - 682 011, Ph: 2378740, 2378207-08, cochin@schandgroup.com |
| Kolkata | : 285/J, Bipin Bihari Ganguli Street, Kolkata - 700 012, Ph: 22367459, 22373914, kolkata@schandgroup.com |
| Lucknow | : Mahabeer Market, 25 Gwynne Road, Aminabad, Lucknow - 226 018, Ph: 4076971, 4026791, 4065646, 4027188, lucknow@schandgroup.com |
| Mumbai | : Blackie House, IInd Floor, 103/5, Walchand Hirachand Marg, Opp. G.P.O., Mumbai - 400 001, Ph: 22690881, 22610885, mumbai@schandgroup.com |
| Nagpur | : Karnal Bagh, Near Model Mill Chowk, Nagpur - 440 032, Ph: 2720523, 2777666 nagpur@schandgroup.com |
| Patna | : 104, Citicentre Ashok, Mahima Palace , Govind Mitra Road, Patna - 800 004, Ph: 2300489, 2302100, patna@schandgroup.com |
| Pune | : 291, Flat No.-16, Ganesh Gayatri Complex, IInd Floor, Somwarpeth, Near Jain Mandir, Pune - 411 011, Ph: 64017298, pune@schandgroup.com (Marketing Office) |
| Raipur | : Kailash Residency, Plot No. 4B, Bottle House Road, Shankar Nagar, Raipur - 492 007, Ph: 2443142, Mb. : 09981200834, raipur@schandgroup.com (Marketing Office) |
| Ranchi | : Flat No. 104, Sri Draupadi Smriti Apartments, (Near of Jaipal Singh Stadium) Neel Ratan Street, Upper Bazar, Ranchi - 834 001, Ph: 2208761, ranchi@schandgroup.com (Marketing Office) |
| Siliguri | : 122, Raja Ram Mohan Roy Road, East Vivekanandapally, P.O., Siliguri, Siliguri-734001, Dist., Jalpaiguri, (W.B.) Ph. 0353-2520750, siliguri@schandgroup.com (Marketing Office) |
| Visakhapatnam | : No. 49-54-15/53/8, Plot No. 7, 1st Floor, Opp. Radhakrishna Towers, Seethammadhara North Extn., Visakhapatnam - 530 013, Ph-2782609 (M) 09440100555, visakhapatnam@schandgroup.com (Marketing Office) |

© 2009, Rajiv Chopra

All rights reserved. No part of this publication may be reproduced or copied in any material form (including photo copying or storing it in any medium in form of graphics, electronic or mechanical means and whether or not transient or incidental to some other use of this publication) without written permission of the copyright owner.

Any breach of this will entail legal action and prosecution without further notice.

Jurisdiction : All disputes with respect to this publication shall be subject to the jurisdiction of the Courts, tribunals and forums of New Delhi only.

First Edition 2009

Subsequent Editions and Reprints 2010, 2011

Revised Third Edition 2013

ISBN : 81-219-3077-4

Code : 20B 115

PRINTED IN INDIA

By Rajendra Ravindra Printers Pvt. Ltd., 7361, Ram Nagar, New Delhi -110 055

and published by S. Chand & Company Pvt. Ltd., 7361, Ram Nagar, New Delhi -110 055.

PREFACE TO THE THIRD EDITION

Many books on Advanced Computer Architecture are available in the market but they are not complete, are very formal and dry. My attempt is to make ACA very simple so that a student feels as if the teacher is sitting behind him and guiding him. This text is bolstered with many examples and CASE STUDIES. Also included in this text are the experiments to be performed in ACA lab. Every effort has been made to alleviate the treatment of the book for easy flow of understanding of the students as well as the professors alike.

Any suggestions to further enhance the quality of the book will be highly acknowledged.

Er. RAJIV CHOPRA

E-mail.raj_74chopra2004@yahoo.com

Disclaimer : While the author of this book have made every effort to avoid any mistake or omission and have used their skill, expertise and knowledge to the best of their capacity to provide accurate and updated information. The author and S. Chand does not give any representation or warranty with respect to the accuracy or completeness of the contents of this publication and are selling this publication on the condition and understanding that they shall not be made liable in any manner whatsoever. S.Chand and the author expressly disclaim all and any liability/responsibility to any person, whether a purchaser or reader of this publication or not, in respect of anything and everything forming part of the contents of this publication. S. Chand shall not be responsible for any errors, omissions or damages arising out of the use of the information contained in this publication. Further, the appearance of the personal name, location, place and incidence, if any; in the illustrations used herein is purely coincidental and work of imagination. Thus the same should in no manner be termed as defamatory to any individual.

ACKNOWLEDGEMENTS

Writing a good book not only requires sincere efforts and hard work but also the blessings of the omnipresent GOD. I thank the support given by S. Bhatnagar, Mr. Madan, his colleagues and the entire team of S. Chand for publishing this book in a nice format. I also acknowledge the support given by my parents-DR. J. R. CHOPRA (Ex-Professor of Physics) and Mrs. Sushma Chopra (Ex-Principal) during the writing of this book. Lastly, I acknowledge my twin babies- Arjeesh (son) and Arshitha (daughter) and my wife Shakti Chopra for their patience and motivations.

Er. Rajiv Chopra

Syllabus of GGSIPU

Code No. : ETCS 403

L T C

Paper : Advanced Computer Architecture (B. Tech. – CSE)

3 1 4

INSTRUCTION TO PAPER SETTERS :

1. Questions No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 25 marks.
2. Apart from question no. 1. rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 questions from each unit. Each question should be of 12.5 marks.

UNIT - I

1. **Parallel computer models** : The state of computing, Multiprocessors and multicomputers, Multivector and SIMD computers, Architectural development tracks.
2. **Program and network properties** : Conditions of parallelism, Data and resource dependences, Hardware and software parallelism, Program partitioning and scheduling, Grain size and latency, Program flow mechanisms, Control flow versus data flow, Data flow architecture, Demand driven mechanisms, Comparisons of flow mechanisms

[No. of Hrs.: 11]

UNIT - II

3. **System Interconnect Architectures** : Network properties and routing, Static interconnection networks, Dynamic interconnection Networks, Multiprocessor system interconnects, Hierarchical bus systems, Crossbar switch and multiport memory, Multistage and combining network.
4. **Processors and Memory Hierarchy** : Advanced processor technology, Instruction-set Architecture, CISC Scalar Processors, RISC Scalar Processors, Superscalar Processors, VLIW Architectures, Vector and Symbolic processors.
5. **Memory Technology** : Hierarchical memory technology, Inclusion, Coherence and Locality, Memory capacity planning, Virtual Memory Technology. [No. of Hrs. : 11]

UNIT - III

6. **Backplane Bus System** : Backplane bus specification, Addressing and timing protocols, Arbitration transaction and interrupt, Cache addressing models, Direct mapping and associative caches.
7. **Pipelining** : Linear pipeline processor, Nonlinear pipeline processor, Instruction pipeline design, Mechanisms for instruction pipelining, Dynamic instruction scheduling, Branch handling techniques, Arithmetic Pipeline Design, Computer arithmetic principles, Static arithmetic pipeline, Multifunctional arithmetic pipelines. [No. of Hrs. 11]

UNIT - IV

8. **Vector Processing Principles** : Vector instruction types, Vector-access memory schemes.
9. **Synchronous Parallel Processing** : SIMD Architecture and Programming Principles, SIMD Parallel Algorithms, SIMD Computers and Performance Enhancement.

(vii)

[No. of Hrs. : 11]

ACADEMIC PLAN FOR VII SEMESTER (FOR YEAR 2008-09)

IGGSIPU, DELHI

SUBJECT : ADVANCED COMPUTER ARCHITECTURE

Subject Code : ETCS 403

Branch . B. Tech. (CSE) ; 7th Sem.

Total Lectures : 42

Total Tutorials : 14

Total teaching weeks in semester : 14 weeks

| | TOPICS TO BE COVERED | Total No. of Lecture/Tutorial | |
|-----|---|-------------------------------|----------|
| | | Lecture | Tutorial |
| | First Term | | |
| | Parallel computer models | | |
| 1. | The state of computing | 1 | |
| 2. | Multiprocessors and multi-computers | 1 | |
| 3. | Multi-vector and SIMD computers, Architectural development tracks | 1 | 1 |
| | Program and network properties | | |
| 4. | Conditions of Parallelism Data and resource dependencies. | 1 | |
| 5. | Hardware and software parallelism | 2 | 1 |
| 6. | Program partitioning and scheduling, Grain size and latency | 1 | |
| 7. | Program flow mechanisms | 1 | |
| 8. | Control flow versus data flow, Demand driven mechanisms | 1 | 1 |
| 9. | Data flow architecture | 2 | |
| 10. | Comparisons of flow mechanisms | 1 | 1 |
| | System Interconnect Architectures | | |
| 11. | Network properties and routing, Static interconnection networks | 1 | |
| 12. | Dynamic interconnection Networks | 2 | 1 |
| 13. | Multiprocessor system interconnects, Hierarchical bus systems, Crossbar switch and multi-port memory, Multistage and combining network. | 3 | 1 |
| | Second Term | | |
| | Processors and Memory Hierarchy | | |
| 14. | Advanced processor technology, Instruction-set Architectures | 1 | |
| 15. | CISC Scalar Processors, RISC Scalar Processors | 1 | |
| 16. | Superscalar Processors, VLIW Architectures | 2 | 1 |
| 17. | Vector and Symbolic processors | 1 | |
| | Memory Technology | | |
| 18. | Hierarchical memory technology, Inclusion Coherence and Locality, Memory capacity planning | 2 | 1 |
| 19. | Virtual Memory Technology | 2 | 1 |

| | | | |
|-----|--|---|---|
| | Back plane Bus System : | | |
| 20. | Back plane bus specification, Addressing and timing protocols | 1 | |
| 21. | Arbitration transaction and interrupt | 1 | 1 |
| 22. | Cache addressing models, Direct mapping and associative caches | 1 | |
| | Pipelining | | |
| 23. | Linear pipeline processor | 1 | |
| 24. | Nonlinear pipeline processor | 1 | 1 |
| 25. | Instruction pipeline design, Mechanisms for instruction pipelining, Dynamic instruction scheduling, Branch handling techniques | 2 | |
| 26. | Arithmetic Pipeline Design, Computer arithmetic principles, Static arithmetic pipeline, Multifunctional arithmetic pipelines | 2 | 1 |
| | Third Term | | |
| | Vector Processing Principles | | |
| 27. | Vector instruction types | 1 | |
| 28. | Vector-access memory schemes | 1 | 1 |
| | Synchronous Parallel Processing | | |
| 29. | SIMD Architecture and Programming Principles, SIMD Parallel Algorithms | 2 | 1 |
| 30. | SIMD Computers and Performance Enhancement | 1 | |

CONTENTS

UNIT - I

| | |
|--|---------------|
| Chapter 1 : Parallel Computer Models | 1 – 56 |
| 1.0 Introduction to Parallel Computing | 1 |
| 1.1 Need for Parallel Computing | 1 |
| 1.2 Constraints of Conventional Architecture | 2 |
| 1.2.1 Von Neumann of sequential Machines Architecture | 2 |
| 1.2.2 Limitations | 3 |
| 1.3 Computer Generations | 3 |
| 1.4 The State of Computing | 5 |
| 1.5 Evolution of Parallel Processors | 6 |
| 1.5.1 Parallel Processing basic terminologies | 6 |
| 1.5.2 Features of Parallel Processors | 7 |
| 1.5.3 Evolution | 7 |
| 1.5.4 Future trends | 8 |
| 1.6 Parallelism in Uniprocessor System | 8 |
| 1.6.1 Uniprocessor Architecture | 8 |
| 1.6.2 Parallel Processing Mechanisms for Uniprocessors | 9 |
| 1.6.2.1 Multiple functional units | 10 |
| 1.6.2.2 Parallelism and pipelining within CPU | 11 |
| 1.6.2.3 Overlapped CPU and I/O operations | 11 |
| 1.6.2.4 Use of hierarchical memory system | 11 |
| 1.6.2.5 Balancing of Subsystem Bandwidths | 12 |
| 1.6.3 Multiprogramming and Time Sharing | 14 |
| 1.7 Multiprocessors and Multicomputers | 16 |
| — UMA, NUMA, COMA and NORMA models | |
| 1.8 Multivector and SIMD computers | 22 |
| 1.9 Parallel Architectural Classification | |
| Schemes | 23 |
| 1.9.1 Flynn’s classification | 24 |
| 1.9.2 Feng’s classification | 25 |
| 1.9.3 Handler’s classification | 28 |
| 1.9.4 Classification based on coupling between processing elements | 29 |
| 1.9.5 Classification based on Modes of Access Memory | 29 |
| 1.9.6 Classification based on Grain Size | 29 |
| 1.10 Instruction Level Parallelism and Thread Level Parallelism | 30 |
| 1.11 Performance of Parallel Processors—Metrics and Measures | 30 |
| 1.12 Distributed Processing | 37 |
| 1.13 Principles of Scalable Performance | 38 |
| 1.14 Speed up Performance Laws | 38 |
| 1.14.1 Amdahl’s Law (for a fixed work load) | 38 |

| | |
|---|----------------|
| 1.14.2 Gustafson's Law (for scaled problems) | 40 |
| 1.14.3 Sun and Ni's Law | 41 |
| 1.15 Case Study of Intel Itanium Processor | 43 |
| • Summary | 44 |
| • MCQs | 44 |
| • Conceptual Short Questions with Answers | 46 |
| • Exercise Questions | 54 |
| Chapter 2 : Program and Network Properties | 57 – 88 |
| 2.0 Introduction | 57 |
| 2.1 Conditions of Parallelism–Bernstein's Conditions | 57 |
| 2.2 Types of Dependencies | 60 |
| 2.3 Hardware and Software Parallelism | 62 |
| 2.4 Program Partitioning and Scheduling | 62 |
| 2.4.1 Levels of parallelism | 63 |
| 2.5 Program Flow Mechanisms | 68 |
| 2.6 Control Flow, Data Flow, Reduction Computers–Tabular form | 68 |
| 2.7 Comparison of Control Flow, Data Flow and Demand Driven Computers | 79 |
| • Summary | 80 |
| • MCQs | 80 |
| • Conceptual Short Questions with Answers | 81 |
| • Exercise Questions | 87 |

UNIT - II

| | |
|--|-----------------|
| Chapter 3 : System Interconnect Architectures | 89 – 132 |
| 3.0 Introduction | 89 |
| 3.1 Network Properties | 89 |
| 3.2 Routing | 90 |
| 3.3 Static versus Dynamic Interconnection Network | 92 |
| 3.4 Network Topologies for Multiprocessor | 92 |
| 3.5 Interprocessor Communication Network | 93 |
| 3.5.1 Multiport Memory Model | 109 |
| 3.5.2 Memory Contention | 109 |
| 3.6 Structure of Parallel Computers | 111 |
| 3.6.1 Shared Memory Multiprocessors | 112 |
| 3.6.2 Message Passing Multicomputers | 113 |
| 3.6.3 Pipelined Parallel computers | 114 |
| 3.6.4 Array Processors | 114 |
| 3.6.5 MMS | 115 |
| 3.7 Comparison of Parallel Computer Architectures | 117 |
| • Summary | 117 |
| • MCQs | 117 |
| • Conceptual Short Questions with Answers | 119 |
| • Exercise Questions | 130 |


| | |
|---|------------------|
| Chapter 4 : Types of Processors | 133 – 156 |
| 4.0 Introduction | 133 |
| 4.1 Advanced Processor Technology | 133 |
| 4.2 Instruction-Set Architectures | 136 |
| 4.3 CISC Scalar Processors | 136 |
| 4.4 RISC Scalar Processors | 136 |
| 4.5 Comparison of CISC and RISC-Tabular form | 137 |
| 4.6 Superscalar Processors | 138 |
| 4.7 VLIW Architectures | 143 |
| 4.8 Comparison of Superscalar and VLIW-Tabular form | 145 |
| 4.9 Vector and Symbolic Processors | 145 |
| 4.10 Case Study on Pentium Processor (CISC) | 146 |
| 4.11 Case Study on SPARC (RISC) | 147 |
| • Summary | 148 |
| • MCQs | 149 |
| • Conceptual Short Questions with Answers | 150 |
| • Exercise Questions | 155 |
| Chapter 5 : Memory Technology | 157 – 175 |
| 5.0 Introduction | 157 |
| 5.1 Hierarchical Memory Technology | 157 |
| 5.2 Inclusion | 158 |
| 5.3 Coherence | 159 |
| 5.4 Locality of reference | 160 |
| 5.5 Memory Capacity Planning | 160 |
| 5.6 Virtual Memory Technology | 162 |
| 5.7 Page Replacement Algorithms | 164 |
| 5.7.1 FIFO algorithm : (First In First Out Algorithm) | 164 |
| 5.7.2. Optimal page replacement algorithm | 165 |
| 5.7.3. LRU (Least Recently used Algorithms) | 166 |
| 5.7.4. Least frequently used Algorithm (MFU) | 167 |
| 5.7.5. Most frequently used Algorithm (MFU) | 167 |
| 5.7.6. Belady's Anomaly | 167 |
| • Summary | 167 |
| • MCQs | 168 |
| • Conceptual Short Questions with Answers | 169 |
| • Exercise Questions | 174 |

| |
|-------------------|
| UNIT - III |
|-------------------|

| | |
|---|------------------|
| Chapter 6 : Backplane Bus System | 176 – 217 |
| 6.0 Introduction | 176 |
| 6.1 Backplane Bus Specification | 176 |
| 6.2 Arbitration Schemes | 178 |
| 6.3 Interrupt | 180 |

| | | |
|-------------------------------|--|------------------|
| 6.4 | Cache Addressing Models | 180 |
| 6.4.1 | Direct-mapping cache | 181 |
| 6.4.2 | Fully-associative cache | 182 |
| 6.4.3 | Set-associative cache | 182 |
| 6.4.4 | Sector-mapping cache | 183 |
| 6.5 | Cache performance issues | 187 |
| 6.5.1 | Cycle Counts | 187 |
| 6.5.2 | Hit Ratios | 187 |
| 6.5.3 | Block Sizes | 187 |
| 6.5.4 | Set Numbers | 188 |
| 6.5.5 | Other performance factors | 188 |
| 6.6 | Interleaved memory organization | 188 |
| 6.7 | Multi-Core Architectures & Cache Coherence problem | 192 |
| | • Summary | 204 |
| | • MCQs | 204 |
| | • Conceptual Short Questions with Answers | 205 |
| | • Exercise Questions | 217 |
| Chapter 7 : Pipelining | | 218 – 280 |
| 7.0 | Introduction | 218 |
| 7.1 | Pipeline-Principle and Implementation | 218 |
| 7.1.1 | Linear pipeline processor | 218 |
| 7.1.1.1 | Asynchronous Model | 218 |
| 7.1.1.2 | Synchronous Model | 219 |
| 7.1.2 | Clock Period | 220 |
| 7.1.3 | Speed up | 220 |
| 7.1.4 | Efficiency | 220 |
| 7.1.5 | Throughput | 221 |
| 7.2 | Non-linear pipeline processor | 221 |
| 7.3 | Classification of Pipeline Processor | 222 |
| 7.3.1 | Based on levels of processing-Handler's classification | 222 |
| 7.3.1.1 | Arithmetic pipelining | 222 |
| 7.3.1.2 | Instruction pipelining | 222 |
| 7.3.1.3 | Processor pipelining | 222 |
| 7.3.2 | Based on Pipeline Configurations-Ramamoorthy and Li's classification | 223 |
| 7.3.2.1 | Unifunctional versus multifunctional pipelines | 223 |
| 7.3.2.2 | Static versus dynamic pipelines | 223 |
| 7.3.2.3 | Scalar versus vector pipelines | 224 |
| 7.3.3 | General Pipelines | 224 |
| 7.3.3.1 | Reservation Tables | 225 |
| 7.3.3.2 | Latency Analysis | 226 |
| 7.3.3.3 | Collision-free scheduling-steps to follow | 227 |
| 7.3.3.4 | Problems based on Reservation tables | 231 |
| 7.3.4 | Arithmetic Pipeline Design | 235 |

Advanced Computer Architecture



Publisher : SChand Publications ISBN : 9788121930772

Author : Rajiv Chopra

Type the URL : <http://www.kopykitab.com/product/10753>



Get this eBook