

VLSI DESIGN

THEORY AND PRACTICE

Er. VIKRANT VIJ
Er. NIDHI SYAL



VLSI DESIGN THEORY AND PRACTICE

By

VIKRANT VIJ

*Faculty in ECE
Jaypee University of Information
Technology, Solan (H.P.)*

NIDHI SYAL

*Faculty in ECE
Chandigarh Group of Colleges
Landran, Mohali (Punjab)*

UNIVERSITY SCIENCE PRESS

(An Imprint of Laxmi Publications (P) Ltd.)

BANGALORE ● CHENNAI ● COCHIN ● GUWAHATI ● HYDERABAD
JALANDHAR ● KOLKATA ● LUCKNOW ● MUMBAI ● RANCHI
NEW DELHI ● BOSTON, USA

Copyright © 2013 by Laxmi Publications Pvt. Ltd. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise without the prior written permission of the publisher.

Published by :

UNIVERSITY SCIENCE PRESS

(An Imprint of Laxmi Publications (P) Ltd.)

113, Golden House, Daryaganj,
New Delhi-110002

Phone : 011-43 53 25 00

Fax : 011-43 53 25 28

www.laxmipublications.com

info@laxmipublications.com

Price : ₹ 325.00 Only.

First Edition : 2013

OFFICES

☉ Bangalore	080-26 75 69 30	☉ Jalandhar	0181-222 12 72
☉ Chennai	044-24 34 47 26	☉ Kolkata	033-22 27 43 84
☉ Cochin	0484-237 70 04, 405 13 03	☉ Lucknow	0522-220 99 16
☉ Guwahati	0361-251 36 69, 251 38 81	☉ Mumbai	022-24 91 54 15, 24 92 78 69
☉ Hyderabad	040-24 65 23 33	☉ Ranchi	0651-221 47 64

UVD-9674-325-VLSI DESIGN THEO PRAC-VIJ

Typeset at : Excellent Graphics, Delhi.

C—

Printed at :

Contents

CHAPTER 1: Introduction to VLSI Design	1–30
1.1 Introduction	1
1.2 Evolution of VLSI Systems	2
1.3 Applications of VLSI Systems	3
1.4 Quality Metrics of a VLSI Design	5
1.5 VLSI Design Flow	8
1.6 Physical Design Cycle	11
1.7 Design Styles	13
1.8 CMOS Logic	17
Summary	29
Review Questions	29
CHAPTER 2: Basic of MOSFET Theory	31–59
2.1 Introduction	31
2.2 MOSFET Characteristics	34
2.3 VLSI Device Structures	39
2.4 MOSFET Circuit Models	44
2.5 MOSFET with Uniformly Doped Substrate	45
2.6 Drain Current Calculations	47
2.7 Pao-Sah Model	48
2.8 Data Acquisition and Parameters Measurements	51
2.9 MOS Capacitor C-V Measurement	55
Summary	58
Review Questions	59
CHAPTER 3: CMOS Processing Techniques	60–93
3.1 Introduction to CMOS Processing Techniques	60
3.2 Photolithography	66

3.3	The Self-Aligned MOSFET	68
3.4	The CMOS Process Flow	71
3.5	CMOS Inverter Analysis and Design	75
3.6	Static Logic Gates	82
3.7	Overview of Dynamic Logic Families	91
	<i>Summary</i>	92
	<i>Review Questions</i>	92
CHAPTER 4: CMOS Combinational Design		94–117
4.1	Introduction to CMOS Combinational Design	94
4.2	Design Consideration	99
4.3	Design Techniques for Large Fan-in	104
4.4	Design Techniques to Reduce Switching Activity	109
4.5	How to Build Even Better Loads	112
4.6	Design Consideration: Single-ended Versus Differential	113
	<i>Summary</i>	115
	<i>Review Questions</i>	115
CHAPTER 5: CMOS Sequential Design		118–144
5.1	Introduction to CMOS Sequential Design	118
5.2	Classification of Memory Elements	120
5.3	Static Latches and Registers	121
5.4	Dynamic Latches and Registers	128
5.5	Alternative Register Styles	133
5.6	Pipelining: An Approach to Optimize Sequential Circuits	137
	<i>Summary</i>	142
	<i>Review Questions</i>	143
CHAPTER 6: ASIC Design Fundamentals		145–171
6.1	Introduction	145
6.2	Physical Compiler Flow	152
6.3	Basic Concept	154
6.4	Objects, Variables and Attributes	155
6.5	Compiler Directives	158
6.6	Technology Libraries	159
6.7	Delay Calculation	160
6.8	What is RTL?	161
6.9	General Guidelines	162
6.10	Environment and Constraints	163
6.11	Clocking Issues	167
	<i>Summary</i>	170
	<i>Review Questions</i>	170

CHAPTER 7: FPGA Based VLSI Design	172–202
7.1 Introduction	172
7.2 FPGA Programming Technologies	174
7.3 FPGA Architecture	177
7.4 Migrating ASIC Designs to FPGAS and Vice Versa	187
7.5 Schematic-Based Design Flows	190
7.6 HDL-Based Design Flows	197
7.7 Choosing FPGA device	200
<i>Summary</i>	202
<i>Review Questions</i>	202
CHAPTER 8: FPGA's and Signal Processing Systems	203–220
8.1 Introduction to FPGA's Signal Processing System	203
8.2 DSP Functionality Characteristics	206
8.3 Parallel Machines	208
8.4 FPGA Implementation of Signal Processing Systems	210
<i>Summary</i>	220
<i>Review Questions</i>	220
CHAPTER 9: FPGA Design Security	221–241
9.1 Introduction	221
9.2 Software Security Challenges and Techniques	223
9.3 Hardware Security Challenges	228
9.4 FPGA Updates and Programmability	230
9.5 Memory Protection on FPGAs	234
9.6 A Higher-Level Specification Language	238
9.7 System Architecture	239
9.8 Evaluation	240
<i>Summary</i>	240
<i>Review Questions</i>	241
CHAPTER 10: Fundamentals of Verilog	242–277
10.1 Introduction of Verilog	242
10.2 Verilog HDL Correspondence to Digital Hardware	243
10.3 Typical Design Flow with Verilog	244
10.4 Data Types in Verilog	248
10.5 Operators in Expressions	256
10.6 Structural Descriptions in Verilog	262
10.7 Semantic Model for Verilog HDL	264
10.8 Overview of Behavioral Modeling	265
10.9 Structural Primitive Modeling	266
10.10 Mixed Structural, RTL, and Behavioral Design	268

10.11	Test Benches and Test Management	269
	<i>Summary</i>	276
	<i>Review Questions</i>	276
CHAPTER 11: Fundamentals of VHDL		278–306
11.1	Introduction	278
11.2	VHDL Design Flow	279
11.3	VHDL Terms	280
11.4	Fundamental VHDL Units	281
11.5	Lexical Elements in VHDL	283
11.6	Data Types	285
11.7	Operators and Attributes	293
11.8	Concurrent and Sequential Statements	298
11.9	Architecture Description	299
11.10	Structural Description	301
11.11	Behavioral Description	303
11.12	RTL Description	304
	<i>Summary</i>	305
	<i>Review Questions</i>	305
CHAPTER 12: Combinational Design Using VHDL		307–339
12.1	Introduction	307
12.2	Combinational Circuits	310
12.3	Minimization of Combinational Circuits	321
12.4	BCD to 7-Segment Decoder	327
	<i>Summary</i>	337
	<i>Review Questions</i>	337
CHAPTER 13: Floor Planning and Routing Concepts		340–370
13.1	Introduction	340
13.2	Floor Planning Problem Formulation	341
13.3	Floor planning Algorithms	343
13.4	Placement	346
13.5	Global Routing	349
13.6	Classification of Global Routing Algorithms	358
13.7	Routing Considerations	358
13.8	Routing Models	359
13.9	Classification of Routing Algorithms	361
13.10	Two-Layer Channel Routing Algorithms	364
13.11	Classification of Three-Layer Algorithms	369
	<i>Summary</i>	369
	<i>Review Questions</i>	370

CHAPTER 14: VLSI Testing	371–396
14.1 Introduction to VLSI Testing	371
14.2 System on Chip Testing	371
14.3 SCAN Testing	375
14.4 Automatic Test Pattern Generation	380
14.5 Built-in-Self-Test	388
14.6 Integrated Circuit Yield Analysis	392
<i>Summary</i>	395
<i>Review Questions</i>	396
APPENDIX A: Gate-Level Details	397–406
APPENDIX B: List of Widely Used Statistical	407–412
APPENDIX C: Silicon on Insulator Technology	413–420
APPENDIX D: Noise in VLSI Technologies	421–426
INDEX	427–429

*This Book on VLSI Design is dedicated to
To My Dear Brothers
Er. Tarun Mittar Sachdeva & Er. Abhey Vij*

—Er. Vikrant Vij

Preface

*One must learn by doing the thing; for though you think you know it
You have no certainty, until you try.*

— **Sophocles, Trachiniae**

Digital electronic designs continue to evolve toward more complex, higher pin count components operating at higher clock frequencies.

The Genesis

Since the invention of integrated circuits thirty years ago, manufacturing of electronic systems has taken rapid strides in improvement in speed, size, and cost. For today's integrated circuit chips, switching time is on the order of nanoseconds, minimum feature size is on the order of sub-microns, transistor count is on the order of millions, and cost is on the order of a few dollars. In fact, it was estimated that the performance/cost ratio of integrated circuit chips has been increasing at the rate of one thousand-fold every ten years, so here is a book that we have written to meet the needs of both senior and junior students' and written with a student-oriented approach, based upon years of our teaching.

The VLSI Design provides in a single volume a comprehensive reference work covering the broad spectrum of VLSI technology. The goal is to provide the most up-to-date information in integrated circuits (IC) technology, devices and their models, circuit simulations, microprocessor and ASIC, test and testability, design automation, VLSI signal processing, and design languages and tools. The book is not an all-encompassing digest of everything taught within an engineering curriculum on VLSI technology. Rather, it is the engineer's first choice in looking for a solution.

The question arises that is there any justification of adding one more book to the already large stock of books on the subject. Perhaps there is. This is the only book in which subject matter is dealt from elementary to the advance level in a unique manner which will certainly fascinate the readers.

The book is reader friendly, thought provoking and stimulating. The style which will make students feel as if they are attending a classroom ; is lucid and unadulterated. Understandably, language used is such that an average student can follow. What strands out is the stark simplicity, with which ideas and concepts have been portrayed.

Organisation of this Book

Chapter I is Introduction to VLSI design highlighting evolution of VLSI, applications of VLSI, Design metrics of VLSI design, VLSI design flow, Physical design cycle and basics of CMOS Logic.

Chapter II is Basic of MOSFET Theory MOSFET Characteristics, VLSI Design Structure, MOSFET Circuit Model, Data Acquisition.

Chapter III is CMOS Processing Techniques Photolithography, Self-Aligned MOSFET, CMOS Process Flow, CMOS Inverter Analysis and Design, Static Logic Gates, Dynamic Logic Families.

Chapter IV is CMOS Combinational Design Design Considerations, Design Techniques to reduce Switching activity, How to build even better load, Single ended versus Differential.

Chapter V is CMOS Sequential Design Classification of Memory Elements, Dynamic Latches and Registers, Alternative Register Style, Pipeline approach to optimize Sequential Circuit.

Chapter VI is ASIC Design Fundamentals Introduction to ASIC Design Fundamentals, Physical Compiler Flow, Basic Concepts, Compiler Directives, Technology Libraries, Delay Calculations, Clocking Issues.

Chapter VII is FPGA based VLSI Design FPGA Programming technologies, FPGA Architecture, Migrating ASICs to FPGA's, Schematic and HDL based design flow, FPGA selection criteria.

Chapter VIII is FPGA's and Signal Processing Systems DSP Functionality Characteristics, Key issues in FPGA implementation, Parallel Machines, FPGA implementation of signal processing systems.

Chapter IX is FPGA Design Security Software Security Challenges and Techniques, Hardware Security Challenges, FPGA Updates and Programmability, Memory Protection on FPGAs, Higher-Level Specification Language, System Architecture, and Evaluation.

Chapter X is Fundamentals of Verilog HDL Correspondence to Digital Hardware, Design Flow with Verilog, Data Types and Operators, Structural Description in Verilog, Semantic Model for Verilog HDL, Test Benches and Test Management.

Chapter XI is Fundamentals of VHDL VHDL Design Flow, VHDL Terms, Fundamental VHDL Units, Lexical elements in VHDL, Data Types, Operators and Attributes, Concurrent and Sequential statements, Architecture description, Structural description, Behavioral description, RTL Description.

Chapter XII is Combinational Design using VHDL Synthesis of Combinational Circuit, Minimization of Combinational Circuit, Different Styles of Modeling, VHDL for Combinational Circuit.

Chapter XIII is Floor Planning and Routing Concepts Problem Formulation of Floor Planning, Floor planning Algorithms Placement Algorithm, Global Routing, Classification of Global Routing Algorithms, Comparison of Different Routing Layers, and Routing Models.

Audience for this Book

The book has been written to position itself within the marketplace midway between a number of texts in this subject area which may be regarded as comprehensive, and almost reference works, and a number of other texts which are rather brief and tend to be merely primers. Reference texts can be too detailed and large for a newcomer to the topic and the primer type of text can lack information and be rather bland for many readers. With this in mind the book is written to appeal to two broad ranges of readers:

1. Students of electronics/Computer engineering undergraduate and postgraduate courses who are studying VLSI and circuit design.
2. For the new engineer embarking on an exciting career in electronics design and control.

Acknowledgements by Author

I wish to express my gratitude to **My loving Grand parents** for their support and blessings throughout my life. I am thankful to **my Parents Er. Harsh Kumar Vij and Mrs. Muktesh Vij** for being with me when I was fighting for my life against cancer.

I would like to thank **my dear brothers Er. Abhey Vij and Er. Tarun Mittar Sachdeva** for being my biggest strength and source of inspiration.

I am grateful to my Cousins **Er. Komal Vij, Er. Ruby Vij, Er. Hitesh Chawla, Manav Chawla, Sumit Vij, Adithi** for their wonderful ideas that helped me a lot in preparation of manuscript of book.

I would like to express my sincerest thanks to **Dr. Rajneesh Arora**, Vice Chancellor Punjab Technical University, **Dr. Parijat De**, Director Technical Education, West Bengal, **Dr. A.K. Bhandari**, Registrar Punjab University, Chandigarh for their blessings and help in my academic pursuits.

I am thankful to **Sh. Manoj Gaur Ji**, Chairman, Jaypee Group, **Dr. Yajulu Medury**, COO, Jaypee Education System, **Brig (Retd.) Balbir Singh**, JUIT Solan, for providing me conducive environment during my stay at Jaypee Institutes.

Lastly, I would like to extend my sincerest thanks to Management of IET Bhaddal, **Mrs. Kulwinder Gurcharan Singh**, Chairperson KFET for helping me in initial start of my teaching career.

—Authors

1

Introduction to VLSI Design

Learning Objectives

After reading this chapter, you will be able to explain:

- Introduction
- Evolution of VLSI Systems
- Applications of VLSI Systems
- Quality Metrics of a VLSI Design
- VLSI Design Flow
- Physical Design Cycle
- Design Styles
- CMOS Logic

1.1 INTRODUCTION

The electronics industry has achieved a phenomenal growth over the last few decades, mainly due to the rapid advances in large scale integration technologies and system design applications. With the advent of very large scale integration (VLSI) designs, the number of applications of integrated circuits (ICs) in high performance computing, controls, telecommunications, image and video processing, and consumer electronics has been rising at a very fast pace. IC technology has evolved in the 1960s from the integration of a few transistors (referred to as *Small Scale Integration* (SSI)) to the integration of millions of transistors in *Very Large Scale Integration* (VLSI) chips currently in use. Early ICs were simple and only had a couple of gates or a flip-flop. Some ICs were simply a single transistor, along with a resistor network, performing a logic function. In a period of four decades there have been four generations of ICs with the number of transistors on a single chip growing from a few to over 20 million. Ever-increasing global communications has opened up a brand new vista for people interested in a career in the information technology and VLSI design including embedded systems. The advent of advanced EDA tools gives one the freedom to innovate and experiment to develop a new product that could be the next breakthrough in all spheres of research and development. In this chapter, we will discuss evolution of VLSI systems, applications etc.

1.2 EVOLUTION OF VLSI SYSTEMS


With the advent of discrete semiconductor devices such as bipolar transistors, uni-junction transistors, field effect transistors, etc., miniaturization started in full swing, replacing bulky systems that used vacuum tubes. During 1950s computers using vacuum tubes occupied an entire floor of a big building. Gradually, attempts were made to integrate several circuits, be it analog or digital, in a single package. These attempts succeeded in producing both analog and digital ICs, as well as mixed signal ICs. Analog ICs offered operational amplifiers, multipliers, modulators/demodulators, etc., while digital ICs integrated AND, OR, XOR gates and so on. Digital ICs are broadly classified according to their circuit complexity measured in terms of the number of logic gates or transistors in a single package. Chips falling under the category of small scale integration (SSI) contain up to 10 independent gates in a single package. The inputs and outputs of these gates are connected directly to the pins in the package with provision for connections to a power supply. With the advances in integration technology, more devices having a complexity of approximately 10 to 100 gates were packed in a single package. They were called medium scale integration (MSI) devices. Decoders, adders, multiplexers, demultiplexers, encoders, comparators are examples of MSIs. Thereafter, large scale integration (LSI) devices emerged, which integrated between 100 and 1000 gates in a single package. Examples of this category include digital systems such as processors, memory chips, and programmable logic devices. Finally in late 1970s, very large scale integration devices containing thousands of gates within a single package became a reality. Since then, integration has been growing by leaps and bounds crossing 10 million gates in a single package, going into realms of ultra large scale integration (ULSI), system level integration (SLI), and system-on-chip (SOC). FPGAs fall under all the above high-end categories starting from VLSI. The foregoing classifications are summarized in the following.

Category	Year	Density (gates)
Single transistor	1959	1 device
Logic gate	1960	1
Small scale integration (SSI)	1964	Up to 10
Medium scale integration (MSI)	1967	10 – 100
Large scale integration (LSI)	1972	100 – 1000
Very large scale integration (VLSI)	1978	1000 – 10000
Ultra large scale integration (ULSI)	1989	10000 and above
SLI/SOC	Late 1990s	> 10 million

In the 1960s, Gordon Moore, then with Fairchild Corporation and later cofounder of Intel, predicted that the number of transistors that can be integrated on a single die would grow exponentially with time. This prediction, later called *Moore's law*, has proven to be amazingly visionary. Its validity is best illustrated with the aid of a set of graphs. Figure 1.1 plots the integration density of both logic IC's as a function of time. As can be observed, integration complexity doubles approximately every 1 to 2 years. As a result, memory density has increased by more than a thousand fold since 1970.

Typically used abstraction levels in digital circuit design are, in order of increasing abstraction, the device, circuit, gate, functional module (e.g., adder) and system levels (e.g., processor), as illustrated in Figure 1.2. A semiconductor device is an entity with a very complex behavior. No circuit designer will ever seriously consider the solid-state physics equations governing the behavior of the device when designing a digital gate. Instead he will use a simplified model that

VLSI Design-Theory and Practice



Publisher : Laxmi Publications ISBN : 9789381159446

Author : Vikrant Vij and Er
Nidhi Syal

Type the URL : <http://www.kopykitab.com/product/3097>



Get this eBook